System for a displaying at a remote station data generated at a central station and for powering the remote station from the central station by Perry, J. C.
i191 
Perry 
[54] SYSTEM FOR DISPLAYING AT A REMOTE 
STATIQN DATA GENERATED AT A 
CENTRAL STATION AND FOR POWERING 
THE REMQTE STATION FROM THE 
CENTRAL STATION 
[75] Inventor: James C. Perry, Bowie, Md. 
[73] Assignee: The United States of America as 
represented by the Administrator of 
the National Aeronautics and Space 
Administration, Washington, D.C. 
[21] Appl. No.: 965,367 
[22] Filed: Nov. 30,1978 
[51] Int. C l . 3  ........................ H04B 3/54; G04C 13/02 
[52] U.S. Cl. ............................. 340/310 A; 340/309.4; 
340/310 R 340/870.24; 370/85; 368/47 
[58] Field of Search ........ 340/310 R, 310 A, 310 CP, 
340/177 R, 183, 309.4, 203, 186, 309.1, 167 R, 
167 A, 206; 307/140, 149, 31; 58/152 R, 24 R; 
179/15 AL; 370/85, 92 
c561 References Cited 
U.S. PATENT DOCUMENTS 
1,920,179 8/1933 Battegay .............................. 58/24 R 
2,248,164 7/1941 Dicke ............................... 340/310 R 
2,297,816 10/1942 Torkelson ........................ 340/310 R 
3,838,411 9/1974 Vander Meer .................. 340/310 R 
4,139,737 2/1979 Snimada et a]. ..................... 340/183 
FOREIGN PATENT DOCUMENTS 
2252746 5/1974 Fed. Rep. of Germany .......... 58/24 R 
2701184 7/1978 Fed. Rep. of Germany ...... 340/310 A 
4,228,422 
[45] Qct. 14, 1980 
OTHER PUBLICATIONS 
“DC Power Line Transceiver”, Bekkers et al., IBM 
Technical Disclosure Bulletin, Oct. 1972, pp. 1424-1425. 
Primaly Examiner-John W. Caldwell, Sr. 
Assistant Examiner-James J. Groody 
Attorney, Agent, or Firm-Ronald F. Sandler; John R. 
Manning; John 0. Tresansky 
[571 ABSTRACT 
A system for displaying at a remote station data gener- 
ated at a central station and for powering the remote 
station from the central station. A power signal is gener- 
ated at the central station and time multiplexed with the 
data and then transmitted to the remote station. An 
energy storage device at the remote station is respon- 
sive to the transmitted power signal to provide energiz- 
ing power f9r the circuits at the remote station during 
the time interval data is being transmitted to the remote 
station. Typically, the data is time of day information 
and the remote station effects remote display of the 
time. 
Energizing power for the circuits at the remote station 
is provided by the power signal itself during the time 
this signal is transmitted. Preferably the energy storage 
device is a capacitor which is charged by the power 
signal during the time the power is transmitted and is 
slightly discharged during the time the data is transmit- 
ted to energize the circuits at the remote station. The 
transmitted time of day data is pulse width modulated 
and decoder circuitry at the remote station is responsive 
to the transmitted data to effect decoding thereof. 
13 Claims, 6 Drawing Figures 
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SYSTEM FOR DISPLAYING AT A REMOTE 
STATIONDATAGENERATEDATACENTRAL 
STATION AND FOR POWERING THE REMOTE 
STATION FROM THE CENTRAL STATION 5 
ORIGIN OF INVENTION 
The invention described herein was made by an em- 
ployee of the United States Government and may be 
manufactured and used by and for the Government for lo 
governmental purposes without the payment of any 
royalties thereon or therefor. 
BACKGROUND O F  THE INVENTION 
particular, to systems for remotely displaying data such 
as the time of day. 
Previous systems for remotely displaying time of day 
information basically involve either the parallel or serial 
transmission of the time data. Typically, in parallel 20 
transmission systems, 30 line drivers are required at the 
sending end with a 30 wire cable connecting the remote 
read-out to the master generator. Further, the remote 
display unit requires 30 line receivers with nine, 4-to-10 
(for Nixie) or 4-to-7 segment (for LED) decoders de- 25 
This invention relates to data display systems and, in l5 
pending on the type of display. Also a large power 
supply is required to operate the logic circuitry in the 
remote display where as much as 250 volts D.C. is re- 
quired if gas discharge type read-outs are employed. 
In serial transmission systems, a serial code is em- 
ployed with a frame sync pattern to transmit BCD data 
in segmented time divisions, requiring sub-frame identi- 
fication and a modulated carrier. At the remote display, 
a sophisticated automatic gain control is required to 
normalize the signal so it can be reliably demodulated. 
Further, a frame sync detector is required along with 
frame sync counters, data storage, 4-to-10 or 4-to-7 
decoders, along with display drivers, current limiting 
resistors for each segment and a large power supply 
with several voltages to operate the logic circuitry. 
Again, a high power supply voltage (approximately 250 
volts D.C.) is needed if a gas display read-out is em- 
ployed. 
It is known in the prior art to transmit data from a 
first location to a second location over a single line and 
to send a power signal back to the first location from the 
second location over the same line. Thus, a data collec- 
tion system is known wherein a series of remote trans- 
mitters are connected to sensors for forwarding data to 
a central receiver. Power for the transmitters is sent 
over the line to recharge batteries respectively associ- 
ated with the transmitters. It is also known to provide a 
digital compass which is supported by a gimbal assem- 
bly which, in turn, is electrically connected to a con- 
ductor. Energizing power is supplied to the compass 
through the gimbal and data for read-out in the same 
manner. Other telemetry systems and similar systems 
are also known having a signal line carrying power in 
one direction and data in the other. However, in none of 
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transmission. The foregoing is effected by circuitry 
which results in a straightforward, low cost, small size, 
reliable, data display device having low energy require- 
ments and no power supply. 
Other objects and advantages of this invention will be 
apparent from a reading of the following specification 
and claims taken with the drawing. 
BRIEF DESCRIPTION O F  THE DRAWING 
FIG. 1 is a block diagram of an illustrative, overall 
system in accordance with the invention. 
FIG. 2 is a waveform showing an illustrative data 
signal employed in the system of FIG. 1. 
FIG. 3 is a combined block and schematic diagram of 
illustrative serial display data logic circuitry for use in 
the system of FIG. 1. 
FIGS. 4a and 4b are a combined block and schematic 
diagram of illustrative display driver circuitry and time 
code receiver and display circuitry for use in the system 
of FIG. 1. 
FIG. 5 shows waveforms illustrating the decoding 
operation effected at the time code receiver of FIG. 1. 
DETAILED DESCRIPTION O F  THE 
PREFERRED EMBODIMENTS O F  THE 
INVENTION 
Reference should be made to the drawing where like 
reference numerals refer to like parts. 
In FIG. 1, there is shown an illustrative embodiment 
of an overall system in accordance with the invention 
where the generator 10 within the dotted block pro- 
duces the data and power which are transmitted over 
line 12 to time code receiver and display 14. The gener- 
ator 10 included conventional time counting circuitry 
16 which may have 63 output lines indicated at 18 
where the signals on the output lines correspond to the 
time of day (days (3 digits), hours (2 digits), minutes (2 
digits), and seconds (2 digits)). Since, in this illustrative 
embodiment, the data is intended for LED display, 
there are 7 segments or lines assigned to each digit or a 
total of 63 lines for the 9 digits. The 63 segments are 
applied to serial display data logic circuitry 20 which 
serializes the parallel output from circuitry 16 and 
which pulse width modulates the serialized data as will 
be explained in more detail hereinafter with respect to 
FIG. 3, the serial data being applied to line 22. Data 
logic circuitry 20 is also responsive to various control 
signals generated by control logic circuitry 23. 
The serialized data on line 22 is applied to display 
driver circuitry 24. Also applied to this circuitry is a 
D.C. power supply signal over line 26 from supply 28, 
the power signal normally being applied over line 12 to 
receiver 14. However, the power signal is inhibited by a 
gate signal from circuitry 20 over line 30 when data 
occurs on line 22. 
Referring to FIG. 2, there is illustrated a typical time 
multiplexed, composite signal which is applied to line 12 
by generator 10. At the beginning of each second, or 
the foregoing systems are the power and data both 60 time zero (TZ as produced by circuitry 23), the D.C. 
transmitted in the same direction to a remote device power +V is removed from line 12 by gate signal 
such as a remote time display. HSDG on line 30 as will be explained in more detail 
hereinafter with respect to FIGS. 3 and 4. The power is 
not again applied to line 12 until TZ +689 microsec- 
This invention relates to a system for displaying at at 65 onds of each second. At the beginning of each second, 
the D.C. power drops from the +V level (approxi- 
mately $6.0 V dc) to the true logic level (approxi- 
mately +4.0 V dc) where it is held until T Z  + 5 1 micro- 
SUMMARY OF THE INVENTION 
least one remote station data generated at a central 
station and for powering the remote station from the 
central station over the same line employed for data 
4,228,422 
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seconds. At T Z  + 5 1 microseconds the data is tranmit- nected to circuitry 24 is D.C. power supply 28 via line 
ted at a 100-kHz bit rate with a logic level at 0 V dc for 26. This power is applied to line 12 at all times except 
2 microseconds representing a logic “0” and a logic when data is transmitted. In particular, the D.C. power 
level at 0 V dc for 8 microseconds representing a logic is applied through a transistor 70 to line 12. At TZ, 
“1”. 5 HSDG (30) is generated to turn on a transistor 72 
Reference is now made to FIG. 3 which shows illus- which, in turn, clamps the base of transistor 70 to 
trative data logic circuitry 20 for generating the signal ground thereby removing the D.C. power from line 12. 
of FIG. 2 from the 63 parallel segments from time The serial data SD can then be transmitted to line 12 via 
counting circuitry 16. The 63 segments are loaded into connection 22. Since power supply 28 may be un- 
a plurality of shift registers 32 through 46 by an LDSR lo regulated, a Zener diode 76 is employed to maintain the 
(LOAD SHIFT REGISTER) signal, which is gener- base of transistor 70 at about 6 volts, for example, Ac- 
ated by control logic circuitry 23 at T Z  $51 microsec- cordingly, when transistor 70 is conducting, the emitter 
onds and passed through a gate 31. The hundreds digit thereof is typically at about 5.5 volts, this level corre- 
of the “day” data is applied in parallel to shift register 32 15 sponding to the +V level of FIG. 2. 
and is represented by the letters HDA through HDG. The data and power signals are thus time multiplexed 
The progression from the hundreds digit of the “day” over a plurality of successive cycles of typically 1 sec- 
data to the units digit of the “second” data is from regis- ond duration where the data signal occurs during a first 
ter 32 through register 46 where the units “second” interval (TZ to T Z  +689, for example) and the power 
digit is represented by the letters USA through USG. 2o signal occurs during a second interval of each cycle 
At the same time, a zero bit is loaded into the last stage (from T Z  +689 to the next TZ). It should be appreci- 
of register 46 over a line 48. An Ups1 signal then clocks ated the transmission of the data signal can commence 
the shift registers 63 times. This clock signal is gener- at some other time than T Z  +51. Typically, the begin- 
ated by logic circuitry 23 every 10 microseconds start- ning of the data signal should be delayed after TZ to 
ing 1 microsecond after TZ. The clock is applied 25 provide sufficient time for the +V signal to decrease to 
through a gate 50 to the shift registers- long as a the true logic level of +4.0 volts shown in FIG. 2. 
flip-flop 52 is set. This flip-flop is set by LDSR and reset When D.C. power is on line 12, it is applied through 
every 689 microseconds after TZ. Further, as long as a diode 78 in receiver 14 to supply D.C. power to a 
flip-flop 52 is set, a gate 54 is cdnditioned to pass the monostable multivibrator 80 and a plurality of serial-in, 
output of a flip-flop 56. 30 parallel-out shift registers 82 through 98. Further, the 
Flip-flop 56 is unconditionally reset by UpS1. If out- D.C. power charges a capacitor 100 to typically a + 5 V 
put of terminal 58 of shift register 46 is low (logic “O”), dc level. When a data signal is on the line, diode 78 is 
Ups3 will set flip-flop 56 via a pair of gates 60 and 62. preferably reverse-biased since the true logic level is 
Ups3 is produced by logic circuitry 23 every 10 micro- +4 volts and since the size of capacitor 100 is prefera- 
seconds beginning at T Z  +3 microseconds. Thus, if a 35 bly such that the voltage thereon decreases to no more 
logic “ 0 ’  has been shifted to output 58 of register 46, than 4.5 volts during the time interval from TZ to TZ 
flip-flop 56 will have been set 2 microseconds after the +689 microseconds. Accordingly, during this time the 
resetting thereof by UpS1. Hence, this would corre- charge on capacitor 100 supplies D.C. power to multivi- 
spond to the generation of the 2 microseconds “0” bit brator 80 and shift registers 82 through 98; however, it 
No. 1 shown in FIG. 2. 
If the output from terminal 58 of shift register 46 is At T Z  +51 microseconds, the logic level drops from 
high (logic “l”), gate 60 will not be conditioned to pass the true level (+4 V dc) to a zero level (0 V dc). This 
UpS3. Thus, flip-flop 56 will not be set until the occur- negative transition is applied to terminals 102 and 104 of 
rence of UpS9, this signal being produced by logic multivibrator 80. After a delay of 5 microseconds as 
circuitry 23 every 10 microseconds beginning at T Z  +9 45 determined by resistor 106 and capacitor 108, a positive 
microseconds. Thus, flip-flop 56 will not reset until 8 transition is applied from output terminal 110 to supply 
microseconds have elapsed from the resetting thereof a clock signal to terminal 112 of shift registers 82 
by UpS1. This corresponds to the logic “1” bit No. 2 through 98, this being illustrated in FIG. 5. 
shown in FIG. 2. The data signal is also applied to the base of a transis- 
The foregoing generation of serialized, pulse width 50 tor 114 where it is inverted and applied to terminals 116 
modulated bits continues until the last of the 63 bits and 118 of shift register 82. If the input at these latter 
applied to registers 32 through 46 have been shifted to terminals is high at the 5 microseconds clock transistion, 
termin158 of register 46. The pulse width modulated the register is set; if it is low, the register is reset. This 
signal SD (Serial Data) is then outputted at to a terminal 55 process continues for 64 clock cycles of which 63 are 
64 via a data logic driver indicated at 66. retained for use by a 9 digit LED display (7 segments 
As stated above, the data signal occurs during the for each digit) represented by blocks 120 through 130. 
time interval between T Z  +51 microseconds (when Resistor 136 provides load resistance for transistor 
flip-flop 52 is set) and T Z  +689 microseconds (when 114, resistor 138 provides the pull-up resistance for the 
the flip-flop is reset). With the resetting of flip-flop 52, 60 unused gates within multivibrator 80 and resistor 140 
the power signal is again transmitted over line 12 of does the same for shift registers 82 through 98. Resistor 
FIG. 1, this being indicated in FIG. 2. As also indicated 142 is the termination resistance for line 12 while resis- 
above, an HSDG (High Speed Data Gate) signal is tors 132, 134 and 137 provide current limiting. For 
employed to remove the power from line 12. This signal illustrative values of the resistors and other components 
is generated by a flip-flop 68 which is set by T Z  and 65 of the system of this invention, the table below may be 
reset by the 689 pS signal. consulted, it being understood there is no intent that the 
signals are applied to display invention be limited to any or all of these component 
driver circuitry 24 as shown in FIG. 4A. Also con- values. 
40 is preferably blocked from line 12 by diode 78. 
The HSDG and 
4,228,422 
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REFERENCE MANUFACTURER 
NUMERAL DESCRIPTION MANUFACTURER PART NO. 
31,54 
32-58 
50 
52,56 
60 
66 
70 
.72 
76 
78 ' 
80 
82-98 
100 
106 
108 
114 
120- 130 
;32,134 
136,137 
138.140 
Gate 
Shift Registers 
Gate 
Flip-flops 
Gate 
Drivers 
Transistor, silicon, 
high power, NPN 
Transistor, silicon, 
low power, NPN 
Diode, silicon 
reference, 6.8 V dc 
(nominal) 
Diode, silicon, hot- 
carrier, 400 mV 
(forward biased) 
Integrated Circuit, 
monostable multi- 
vibrator, multiple- 
input 
Integrated Circuit 
&bit gated serial 
parallel-in, right/ 
left shift register 
Capacitor, electro- 
Ivtic, 330 uF. 1OV 
Texas 
Instruments 
Texas 
Instruments 
Texas 
Instruments 
Texas 
Instruments 
Texas 
Instruments 
Texas 
Instruments 
Motorola 
Motorola 
Motorola 
Motorola 
Texas 
Instruments 
Texas 
Instruments 
Resistor, fixed, 
composition, 7.5 K n  
+-lo%, aw 
Capacitor, ceramic 
0.001 pF, 50 V 
Transistor, silicon, 
low power, NPN 
LED 7-segment Monsanto 
Resistor, fixed, 
composition, 2 K n  
*IO%, aw 
Resistor, fixed, 
composition, 5.6 Kn 
&lo%, f W  
Resistor, fixed, 
composition, 1 Kn 
7408 
74LS165 
74LS02 
74LS74 
74LS32 
74128 
MJE2100 
2N3904 
lN754A 
IN5820 
74121 
74164 
MAN6740 
+-IO%, aw 
Thus, in summary, there has been generally disclosed 
a system for displaying at at least one remote station 14 
data generated at a central station 10 and for powering 
the remote station from the central station. The system 
generally may include means (power supply 28) at the 
central station for generating a power signal; means 
(circuits 20 and 24 of FIG. 1) for time multiplexing the 
data and power signal over a plurality of successive 
cycles so that the data occurs during a first interval (TZ 
to TZ +689 microseconds, for example) of each cycle 
and the power signal occurs during a second interval of 
each cycle (TZ $689 microseconds to the next TZ); 
transmission means (line 12, for example) for transmit- 
ting the time multiplexed signal to the remote station; 
storage means (capacitor 100) at the remote station 
responsive to the transmitted, time multiplexed signal 
for storing the power signal and display means (LED'S 
I20 through 130 at the remote station for displaying the 
data, the display means being powered by storage 
means PO0 during the first interval of each cycle. Fur- 
ther, a rechargeable battery could be employed as the 
power storage means in place of capacitor 100. How- 
ever, a capacitor is preferred as being more compact 
and less costly. 
What is claimed is: 
1. A system for displaying at at least one remote 
station data generated at a central station and for pow- 
ering the remote station from the central station, said 
system comprising: 
means at the central station for generating a data 
55 signal; 
means at the central station for generating a power 
signal; 
means at the central station for time multiplexing the 
data signal and power signal over a plurality of 
successive cycles so that said data signal occurs 
during a first interval of each cycle and said power 
signal occurs during a second interval of each cy- 
cle; 
transmission means for transmitting the time multi- 
plexed signals to the remote station; 
storage means at the remote station responsive to the 
transmitted time multiplexed signals for storing 
said power signal; and 
50 
60 
65 
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display means at the remote station for displaying said 
data signal, said display means being powered by 
said storage means during said first interval of each 
cycle. 
for transmission as said data signal during said first 
interval of each cycle. 
9. A system as in claim 8 where said power signal 
generating means includes means for generating a D.C. 
10. A system as in claim 9 where said power signal 
generating means further includes means for interrupt- 
ing said D.C. signal during the first interval of each 
11. A system as in claim 8 where said pulse width 
modulated signals are either a first or second width and 
where said remote station includes demodulating means 
including (a) means responsive to said pulse width mod- 
ulated signals for generating clock signals a predeter- 
15 mined time after the beginning of each pulse width 
modulated signal, said predetermined time being greater 
than the time corresponding to said first pulse width and 
less than the time corresponding to said second pulse 
width and @) means responsive to said pulse width 
7. A svstem as in claim 1 where said data signal com- 20 modulated signals and said clock signals to determine 
the width of each of the pulse width modulated signals. 
12, A system as in claim 1 where said power signal 
generating means includes means for generating a D.C. 
signal during said second interval of each cycle. 
13. A system as in claim 12 where said power signal 
generating means further includes means for interrupt- 
ing said D.C. signal during the first interval of each 
2. A system as in claim 1 where said data signal is a 5 signal during said second interval of each cycle. 
time of day signal. 
3. A system as in claim 1 where said display means is 
powered by said power signal during said second inter- 
Val of each cycle. cycle. 
comprises a capacitor which is charged by said power 
signal during said second interval of each cycle. 
5. A system as in claim 4 including rectifying means, 
said capacitor being charged through said rectifying 
means. 
6. A system as in claim 5 where said rectifying means 
prevents said power signal from being returned to said 
transmission means during said first interval of each 
cycle. 
4. A system as in claim 1 where said storage means 10 
25 
prises a sequence of pulse width modulated signals and 
where said remote station includes a demodulator re- 
sponsive to said modulated signals and powered by said 
storage means during said first interval of each cycle. 
8. A system as in claim 1 or 7 where said central 
station includes means for generating a plurality of sig- 
nals respectively corresponding to elements of symbols 
to be displayed by said display means and means for 
pulse width modulating each of said plurality of signals 
cycle. * * * * *  
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